| Digital Core Design |
| Digital Core Design - IP Cores, System-on-Chip, 80C51, microcontroller |
| http://www.dcd.pl/ |
| VHDL, Verilog synthesizable and simulation models. |
| Digital Core Design (DCD) complete IP solutions provider and SoC design house offers VHDL and Verilo g synthesizable IP cores supported by DoCD TM Debug System for 8 and 16-/32-bit processors, floating point IEEE-754 units, I2C, SPI, MAC, UARTs and other speed, size and power consumption optimized co res. |
| digital, core, design, DCD, IP cores, system-on-Chip, 80c51, intellectual property, core design, IP, cores, VHDL, Verilog, virtual component, silicon IP, IPs, IP provider, DoCD |
| document, descwin, getelementbyid, dcdmenu, function, documentelement, digital, design, scrolltop, m athematics, compute, algorithm, ddsmoothmenu, dp8051, fastest, contact, unitthe, pipelined, visibili ty, pipelined, dynamicdrive, optimized, performance, system, urchintracker, dynamic, 4697663, goodri ch, faraday, flextronics, became, arithmetic, branch, customers, partner, member, worldwide, electri c, siemens, toyota, appreciated, solutions, functionality, raytheon, offered, licenses, general, cop rocessors, philips, controller, subscribe |
dcd.pl - rank der domain 968472 (404489 in US)
|
|
| zum Seitenanfang ↑ |
| Doulos KnowHow |
| KnowHow - Technical Resource for Hardware Design and Verification Languages |
| http://www.doulos.com/knowhow/ |
| Designer's guides and models for VHDL and Verilog. SystemC home. Also Perl and Tcl/Tk for hardware d esigners resources. |
| Free hints tips and models for hardware engineers |
| vhdl,verilog,systemc,systemverilog,psl,perl,tcl,free |
| systemverilog, doulos, knowhow, systemc, training, reference, technical, verification, design, techn ical, training, manual, embedded, information, tutorial, policy, gallery, hardware, verilog, resourc e, models, tutorial, existing, editor, rapidgain, friday, opportunities, patterns, introducing, high light, easier, register, standard, review, coverage, functional, without, collect, languages, packag e, within, features, latest, update, golden, altera, xilinx, privacy, modules, combination, design |
doulos.com - rank der domain 945076 (386909 in US)
|
|
| zum Seitenanfang ↑ |
| HDL at Wikipedia |
| Hardware description language - Wikipedia, the free encyclopedia |
| http://en.wikipedia.org/wiki/Hardware_description_language |
| Definitions, resources, and links related to hardware description languages. |
| |
| |
| design, language, description, languages, hardware, programming, simulation, hardware, verilog, circ uit, synthesis, wikipedia, software, verification, design, netlist, simulator, testbench, systemveri log, digital, languages, signal, industry, called, wikipedia, language, environment, process, source s, systemc, cleanup, schematic, article, standard, features, designer, libraries, system, vector, en gineer, description, between, development, simplesearch, capture, simulate, another, architectural, changes, constructs, abstraction |
wikipedia.org - rank der domain 6 (5 in US)
|
|
| zum Seitenanfang ↑ |
| Science/Technology/Electronics/Design/Hardware_Description_Languages |
|
|
| Science/Technology/Electronics/Design/Hardware_Description_Languages |
| zum Seitenanfang ↑ |
| Ruby |
| The Ruby relational design language |
| http://www.comlab.ox.ac.uk/people/geraint.jones/ruby/ |
| Ruby is a notation and design discipline intended for the development of regular integrated circuits and similar hardware and software architectures. |
| |
| |
| design, circuits, components, specification, implementation, mcphee, richard, algebraic, anything, v arious, sheeran, between, graham, people, hutton, circuit, relations, functions, combining, composit ion, pointer, please, behaviour, contribute, satnam, properties, different, collection, particular, regular, development, oxford, geraint, relational, related, lyngby, techniques, correctness, combina tional, applicable, designs, collections, nottingham, imperial, college, london, teborg, following, authors, something, maintained |
| (SLD : ac.uk) |
|
| zum Seitenanfang ↑ |
| HDL-ABEL Primer |
| HDL-ABEL Primer |
| http://www.seas.upenn.edu/~ese201/abel/abel_primer.html |
| Overview of ABEL Hardware Description Language. |
| Overview of ABEL Hardware Description Language |
| ABEL, HDL, Digial Design |
| device, module, istype, statement, source, operators, default, declarations, equations, xilinx, foll owing, alternate, specify, format, example, description, decimal, declaration, design, effect, signa l, specified, directive, attribute, statements, example, identifier, template, commands, compiler, a lternate, features, optional, output, directives, numbers, circuit, machine, allows, language, vecto rs, examples, finite, structure, declarations, primer, diagram, xc4003e, assignment, equations, adva nced |
upenn.edu - rank der domain 2857 (1104 in US)
|
|
| zum Seitenanfang ↑ |
| ForSyDe |
| ForSyDe: Formal System Design |
| http://www.ict.kth.se/forsyde/ |
| The ForSyDe (Formal System Design) methodology has been developed with the objective to move system design to a higher level of abstraction and to bridge the abstraction gap by transformational design refinement. |
| |
| |
| forsyde, embedded, design, models, computation, different, system, implementation, sander, haskell, jantsch, systems, system, models, embedded, synchronous, design, systems, methodology, synchronous, refinement, shallow, version, created, documentation, signals, discusses, computation, transformatio ns, language, transformational, graphml, computational, modeling, heterogeneous, thesis, browse, ver sion, formal, domain, download, specification, formal, untimed, shallow, detailed, support, possible , digital, examples, documentation |
kth.se - rank der domain 11891 (51 in SE)
|
|
| zum Seitenanfang ↑ |
|
